Diese Übersetzung ist älter als das
Original und ist eventuell veraltet.
Änderungen zeigen.
Diese Übersetzung ist älter als das
Original und ist eventuell veraltet.
Änderungen zeigen.
Dr. rer. nat. Jörg Brauer
| |
|
Email: brauer[at]embedded[dot]rwth-aachen[dot]de
„Luck favors the prepared mind.„
Louis Pasteur, 1822-1895
|
About me
I moved to Bremen.
Prior to moving up north, I used to be a PhD student heading the [mc]square project. [mc]square is a verification platform for microcontroller binary code. The key idea in [mc]square is to combine different formal methods in order to analyze hardware-specific microcontroller code. My own focus is the development of static analysis and abtract interpretation techniques specifically suited for verifying bit-twiddling programs. I am also involved in the CEVTES project, which is a joint project with the TU Vienna and the UAS Technikum Vienna on test-case generation for binary code.
Before I joined the Embedded Software Laboratory, I received my diploma degree from the Christian-Albrechts University of Kiel and visited NICTA in Sydney, Australia. At NICTA, I worked on Goanna, a static analyzer for the C/C++ programming languages.
See my CV for more details.
News
16/03/2012: Today I had my last day in Aachen, I leave the Embedded Software Laboratory to work in industry.
06/03/2012: The slides for my presentation on automatic abstraction at the
Compiler Design Lab in Saarbrücken are available
here.
05/03/2012: The slides for my talk at the Max-Planck Institute in Saarbrücken are available from
here.
01/03/2012: The slides for my talk at
InBot'12 are available from
here.
-
22/11/2011: I gave an invited talk at CEA, LIST in Paris about automatic generation of abstraction for binary code. The slides are available from
here.
15/11/2011: Today, I gave an invited talk about formal verification of PLC software at the University of Bremen. The slides are available from
here.
03/11/2011: I gave an invited talk on automatic abstraction for bit-vector relations at the TU Vienna and the IST Austria.
-
-
-
03/07/2011: The paper
Precise Control Flow Reconstruction Using Boolean Logic that I co-authored with
Thomas Reinbacher, my colleague from TU Vienna, has been accepted to
EMSOFT'11. In this paper, me and Thomas combine several techniques such as bit-blasting, my elimination algorithm from CAV and forward/backward analysis to compute fairly precise approximations of CFGs from binary code.
-
10/06/2011: I was invited to give a talk at the
MT-LAB meeting in Copenhagen. The MT-LAB is a Danish research centre for formal methods, and the talk was about my work on existential quantifier elimination.
-
-
-
-
11/03/2011: I will be visiting the group of
Kim G. Larsen in Aalborg from April till June. Hence, if you need to contact me, please try via email.
-
-
-
-
-
-
Research Interests
In summary, I combine theoretical computer science with low-level programming, for example, by automatically deriving invariants for bit-twiddling binary code. I particularly enjoy utilizing SAT/SMT solvers for solving such problems. If you interested in this topic, you might want to check out my SAS'10 paper or my ESOP'11 paper, which give a good feel about how precise SAT-based abstract interpretation of bit-vector programs (such as assembly code) can get. However, to make such techniques scale, you need to apply certain other techniques, such as the projection algorithm from my CAV'11 paper.
Professional Activities
Symposium co-chair for the Symposium on Design & Verification Methodologies for Embedded Systems, which is a symposium within the IEEE/ASME International Conference on Mechatronic and Embedded Systems and Applications (MESA) 2012 in Suzhou, China.
-
-
-
-
B.Sc./M.Sc./Diploma Theses
We always have a number of different topics for diploma, bachelors, and masters theses in the [mc]square project. Even though I do not supervise theses myself anymore, please contact me if you are interested in working on verification in the field of embedded software, preferably via email. We can probably find an interesting topic and a supervisor.
Ongoing
Finished
Na Bai (Diploma): Dataflow Analysis for PLCs (September 2011)
Sebastian Biallas (Diploma): Counterexample-Guided Abstraction Refinement for Programmable Logic Controllers (April 2010)
Frank Birbacher (Diploma): Relational Static Analysis of IL-Programs using Congruences
Lucas Brutschy (B.Sc.): Static Analysis of Microcontroller Software using SAT- and Constraint-Solving (August 2009)
Mustafa Karafil (Diploma): Recovering Indirect Control Flow in Binary Code (August 2011)
Jörg Toborg (Diploma): Static Analysis for the Renesas R8C/23 Tiny Microcontroller (February 2010)
Publications
A more detailed list of my publications can be found here (including abstracts), and a list of my co-authors can be found here.
<BIBTEX: file=publikationen style=I11 sort=timestamp filter=brauer>
Invited Talks
Existential Quantification as Incremental SAT. Technical University of Denmark, Copenhagen. 10-06-2011.
Automatic Abstraction for Binary Code Verification. Aalborg University, Denmark. 13-04-2011.
Automatic Abstraction for Intervals using Boolean Formula. Technical University of Munich, Germany. 14-05-2010.
Static Analysis in [mc]square. University of Applied Sciences FH Technikum Vienna, Austria. 31-03-2009.
Teaching
Winter semester 2010/2011
Summer semester 2010
Winter semester 2009/2010
Summer semester 2009
Winter semester 2008/2009